To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1 ${ }^{\text {st }}, 2010$
Renesas Electronics Corporation

## Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

R8C/32D Group
RENESAS MCU

## 1. Overview

### 1.1 Features

The R8C/32D Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.
Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.
Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

### 1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

### 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/32D Group.
Table 1.1 Specifications for R8C/32D Group (1)

| Item | Function | Specification |
| :---: | :---: | :---: |
| CPU | Central processing unit | R8C CPU core <br> - Number of fundamental instructions: 89 <br> - Minimum instruction execution time: $\begin{aligned} & 50 \mathrm{~ns}(f(\mathrm{XIN})=20 \mathrm{MHz}, \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}) \\ & 200 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}, \mathrm{VCC}=1.8 \text { to } 5.5 \mathrm{~V}) \end{aligned}$ <br> - Multiplier: 16 bits $\times 16$ bits $\rightarrow 32$ bits <br> - Multiply-accumulate instruction: 16 bits $\times 16$ bits +32 bits $\rightarrow 32$ bits <br> - Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM | Refer to Table 1.3 Product List for R8C/32D Group. |
| Power Supply <br> Voltage <br> Detection | Voltage detection circuit | - Power-on reset <br> - Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable) |
| I/O Ports | Programmable I/O ports | - Input-only: 1 pin <br> - CMOS I/O ports: 15, selectable pull-up resistor <br> - High current drive ports: 15 |
| Clock | Clock generation circuits | 4 circuits: XIN clock oscillation circuit, <br> XCIN clock oscillation circuit ( 32 kHz ) <br> High-speed on-chip oscillator (with frequency adjustment function), <br> Low-speed on-chip oscillator, <br> - Oscillation stop detection: XIN clock oscillation stop detection function <br> - Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 <br> - Low power consumption modes: <br> Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
|  |  | Real-time clock (timer RE) |
| Interrupts |  | - Number of interrupt vectors: 69 <br> - External Interrupt: 7 (INT $\times 3$, Key input $\times 4$ ) <br> - Priority levels: 7 levels |
| Watchdog Tim |  | - 14 bits $\times 1$ (with prescaler) <br> - Reset start selectable <br> - Low-speed on-chip oscillator for watchdog timer selectable |
| Timer | Timer RA | 8 bits $\times 1$ (with 8 -bit prescaler) <br> Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode |
|  | Timer RB | 8 bits $\times 1$ (with 8 -bit prescaler) <br> Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait oneshot generation mode |
|  | Timer RC | 16 bits $\times 1$ (with 4 capture/compare registers) <br> Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin) |
|  | Timer RE | 8 bits $\times 1$ Real-time clock mode (count seconds, minutes, hours, days of week) |
| Serial | UART0 | Clock synchronous serial I/O/UART |
| Interface | UART2 | Clock synchronous serial I/O/UART, I2 ${ }^{2} \mathrm{C}$ mode ( ${ }^{2} \mathrm{C}-$-bus), multiprocessor communication function |
| A/D Converter |  | 10 -bit resolution $\times 4$ channels, includes sample and hold function, with sweep mode |
| Comparator B |  | 2 circuits |

Table 1.2 Specifications for R8C/32D Group (2)

| Item $\quad$ Function | Specification |
| :---: | :---: |
| Flash Memory | - Programming and erasure voltage: VCC = 2.7 to 5.5 V <br> - Programming and erasure endurance: 1,000 times (program ROM) <br> - Program security: ROM code protect, ID code check <br> - Debug functions: On-chip debug, on-board flash rewrite function |
| Operating Frequency/Supply Voltage | $\begin{aligned} & f(\mathrm{XIN})=20 \mathrm{MHz}(\mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}) \\ & \mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}(\mathrm{VCC}=1.8 \text { to } 5.5 \mathrm{~V}) \end{aligned}$ |
| Current consumption | Typ. $6.5 \mathrm{~mA}(\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz})$ <br> Typ. $3.5 \mathrm{~mA}(\mathrm{VCC}=3.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz})$ <br> Typ. $3.5 \mu \mathrm{~A}(\mathrm{VCC}=3.0 \mathrm{~V}$, wait mode $(\mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}))$ <br> Typ. $2.0 \mu \mathrm{~A}$ (VCC $=3.0 \mathrm{~V}$, stop mode) |
| Operating Ambient Temperature | $\begin{array}{\|l\|} \hline-20 \text { to } 85^{\circ} \mathrm{C} \text { (N version) } \\ -40 \text { to } 85^{\circ} \mathrm{C} \text { (D version) } \\ \hline \end{array}$ |
| Package | $\begin{aligned} & \text { 20-pin LSSOP } \\ & \quad \text { Package code: PLSP0020JB-A (previous code: 20P2F-A) } \\ & \hline \end{aligned}$ |

Note:

1. Specify the D version if D version functions are to be used.

### 1.2 Product List

Table 1.3 lists Product List for R8C/32D Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/32D Group.

Table 1.3 Product List for R8C/32D Group
Current of Feb. 2010

| Part No. | ROM Capacity | RAM Capacity | Package Type | Remarks |
| :--- | :--- | :--- | :--- | :--- |
| R5F21321DNSP | 4 Kbytes | 1 Kbyte | PLSP0020JB-A | N version |
| R5F21322DNSP | 8 Kbytes | 1 Kbyte | PLSP0020JB-A |  |
| R5F21324DNSP | 16 Kbytes | 1 Kbyte | PLSP0020JB-A |  |
| R5F21321DDSP (D) | 4 Kbytes | 1 Kbyte | PLSP0020JB-A | D version |
| R5F21322DDSP (D) | 8 Kbytes | 1 Kbyte | PLSP0020JB-A |  |
| R5F21324DDSP (D) | 16 Kbytes | 1 Kbyte | PLSP0020JB-A |  |

(D): Under development


Figure 1.1 Part Number, Memory Size, and Package of R8C/32D Group

### 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.


Figure 1.2 Block Diagram

### 1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.


Figure 1.3 Pin Assignment (Top View)

Table 1.4 Pin Name Information by Pin Number

| Pin Number | Control Pin | Port | I/O Pin Functions for Peripheral Modules |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Interrupt | Timer | Serial Interface | A/D Converter, Comparator B |
| 1 |  | P4_2 |  |  |  | VREF |
| 2 | MODE |  |  |  |  |  |
| 3 | $\overline{\text { RESET }}$ |  |  |  |  |  |
| 4 | XOUT(/XCOUT) | P4_7 |  |  |  |  |
| 5 | VSS/AVSS |  |  |  |  |  |
| 6 | XIN(/XCIN) | P4_6 |  |  |  |  |
| 7 | VCC/AVCC |  |  |  |  |  |
| 8 |  | P3_7 |  | TRAO | $\begin{aligned} & \hline \text { (RXD2/SCL2/ } \\ & \text { TXD2/SDA2) } \end{aligned}$ |  |
| 9 |  | P3_5 |  | (TRCIOD) | (CLK2) |  |
| 10 |  | P3_4 |  | (TRCIOC) | $\begin{aligned} & \text { (RXD2/SCL2/ } \\ & \text { TXD2/SDA2) } \end{aligned}$ | IVREF3 |
| 11 |  | P3_3 | $\overline{\text { INT3 }}$ | (TRCCLK) | ( $\overline{\mathrm{CTS} 2} / \overline{\mathrm{RTS} 2})$ | IVCMP3 |
| 12 |  | P4_5 | $\overline{\text { INTO }}$ |  | (RXD2/SCL2) | $\overline{\text { ADTRG }}$ |
| 13 |  | P1_7 | $\overline{\text { INT1 }}$ | (TRAIO) |  | IVCMP1 |
| 14 |  | P1_6 |  |  | (CLK0) | IVREF1 |
| 15 |  | P1_5 | (INT1) | (TRAIO) | (RXD0) |  |
| 16 |  | P1_4 |  | (TRCCLK) | (TXD0) |  |
| 17 |  | P1_3 | $\overline{\mathrm{KI} 3}$ | TRBO(/TRCIOC) |  | AN11 |
| 18 |  | P1_2 | $\overline{\mathrm{KI} 2}$ | (TRCIOB) |  | AN10 |
| 19 |  | P1_1 | $\overline{\mathrm{KI} 1}$ | (TRCIOA/TRCTRG) |  | AN9 |
| 20 |  | P1_0 | $\overline{\mathrm{KIO}}$ | (TRCIOD) |  | AN8 |

Note:

1. Can be assigned to the pin in parentheses by a program.

### 1.5 Pin Functions

Table 1.5 lists Pin Functions.
Table 1.5 Pin Functions


I: Input O: Output I/O: Input and output
Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.


| ${ }^{\text {b15 }}$ |  |  |
| :---: | :---: | :---: |
| INTBH | INTBL | Interrupt table register |

The 4 high order bits of INTB are INTBH and the 16 low order bits of INTB are INTBL.


User stack pointer Interrupt stack pointer Static base register


Note:

1. These registers comprise a register bank. There are two register banks.

Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits ( R 0 H ) and low-order bits ( R 0 L ) to be used separately as 8 -bit data registers. R 1 H and R 1 L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16 -bit register for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0 .

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0 ; otherwise to 0 .

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0 .

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0 . Register bank 1 is selected when this flag is set to 1 .

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0 .

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.
Interrupts are disabled when the I flag is set to 0 , and are enabled when the I flag is set to 1 . The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0 ; USP is selected when the U flag is set to 1 .
The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0 . When read, the content is undefined.

## 3. Memory

### 3.1 R8C/32D Group

Figure 3.1 is a Memory Map of R8C/32D Group. The R8C/32D Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0 FFFFh. For example, a 16 -Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.
The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.
The internal RAM is allocated higher addresses, beginning with address 00400 h . For example, a 1-Kbyte internal RAM area is allocated addresses 00400 h to 007FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.
Special function registers (SFRs) are allocated addresses 00000 h to 002 FFh . Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.


| Part Number | Internal ROM |  | Internal RAM |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Size | Address 0YYYYh | Size | Address 0XXXXh |
| R5F21321DNSP, R5F21321DDSP | 4 Kbytes | 0F000h | 1 Kbyte | 007FFh |
| R5F21322DNSP, R5F21322DDSP | 8 Kbytes | 0E000h | 1 Kbyte | 007FFh |
| R5F21324DNSP, R5F21324DDSP | 16 Kbytes | $0 C 000 \mathrm{~h}$ | 1 Kbyte | 007FFh |

Figure 3.1 Memory Map of R8C/32D Group

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.8 list the special function registers and Table 4.9 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 0000h |  |  |  |
| 0001h |  |  |  |
| 0002h |  |  |  |
| 0003h |  |  |  |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 00101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h | Module Standby Control Register | MSTCR | 00h |
| 0009h | System Clock Control Register 3 | CM3 | 00h |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | Reset Source Determination Register | RSTFR | 0XXXXXXXb ${ }^{(2)}$ |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDTC | 0011111b |
| 0010h |  |  |  |
| 0011h |  |  |  |
| 0012h |  |  |  |
| 0013h |  |  |  |
| 0014h |  |  |  |
| 0015h | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | When shipping |
| 0016h |  |  |  |
| 0017h |  |  |  |
| 0018h |  |  |  |
| 0019h |  |  |  |
| 001Ah |  |  |  |
| 001Bh |  |  |  |
| 001Ch | Count Source Protection Mode Register | CSPR | $\begin{aligned} & \hline 00 \mathrm{~h} \\ & 10000000 \mathrm{~b} \text { (3) } \end{aligned}$ |
| 001Dh |  |  |  |
| 001Eh |  |  |  |
| 001Fh |  |  |  |
| 0020h |  |  |  |
| 0021h |  |  |  |
| 0022h |  |  |  |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRAO | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h | On-Chip Reference Voltage Control Register | OCVREFCR | 00h |
| 0027h |  |  |  |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 | FRA4 | When Shipping |
| 002Ah | High-Speed On-Chip Oscillator Control Register 5 | FRA5 | When Shipping |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When Shipping |
| 002Ch |  |  |  |
| 002Dh |  |  |  |
| 002Eh |  |  |  |
| 002Fh | High-Speed On-Chip Oscillator Control Register 3 | FRA3 | When shipping |
| 0030h | Voltage Monitor Circuit Control Register | CMPA | 00h |
| 0031h | Voltage Monitor Circuit Edge Select Register | VCAC | 00h |
| 0032h |  |  |  |
| 0033h | Voltage Detect Register 1 | VCA1 | 00001000b |
| 0034h | Voltage Detect Register 2 | VCA2 | $\begin{array}{\|l\|} \hline 00 h^{(4)} \\ 00100000 \mathrm{~b} \\ \hline \end{array}$ |
| 0035h |  |  |  |
| 0036h | Voltage Detection 1 Level Select Register | VD1LS | 00000111b |
| 0037h |  |  |  |
| 0038h | Voltage Monitor 0 Circuit Control Register | VWOC | $\begin{aligned} & 1100 \times 010 b^{(4)} \\ & 1100 \times 011 b^{(5)} \end{aligned}$ |
| 0039h | Voltage Monitor 1 Circuit Control Register | VW1C | 10001010b |

X: Undefined
Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0 .
4. The LVDAS bit in the OFS register is set to 1 .
5. The LVDAS bit in the OFS register is set to 0 .

Table 4.2 SFR Information (2) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 003Ah | Voltage Monitor 2 Circuit Control Register | VW2C | 10000010b |
| 003Bh |  |  |  |
| 003Ch |  |  |  |
| 003Dh |  |  |  |
| 003Eh |  |  |  |
| 003Fh |  |  |  |
| 0040h |  |  |  |
| 0041h | Flash Memory Ready Interrupt Control Register | FMRDYIC | XXXXX000b |
| 0042h |  |  |  |
| 0043h |  |  |  |
| 0044h |  |  |  |
| 0045h |  |  |  |
| 0046h |  |  |  |
| 0047h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 0048h |  |  |  |
| 0049h |  |  |  |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh | UART2 Transmit Interrupt Control Register | S2TIC | XXXXX000b |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh |  |  |  |
| 0050h |  |  |  |
| 0051h | UART0 Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | S0RIC | XXXXX000b |
| 0053h |  |  |  |
| 0054h |  |  |  |
| 0055h |  |  |  |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h |  |  |  |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh |  |  |  |
| 005Ch |  |  |  |
| 005Dh | INTO Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh | UART2 Bus Collision Detection Interrupt Control Register | U2BCNIC | XXXXX000b |
| 005Fh |  |  |  |
| 0060h |  |  |  |
| 0061h |  |  |  |
| 0062h |  |  |  |
| 0063h |  |  |  |
| 0064h |  |  |  |
| 0065h |  |  |  |
| 0066h |  |  |  |
| 0067h |  |  |  |
| 0068h |  |  |  |
| 0069h |  |  |  |
| 006Ah |  |  |  |
| 006Bh |  |  |  |
| 006Ch |  |  |  |
| 006Dh |  |  |  |
| 006Eh |  |  |  |
| 006Fh |  |  |  |
| 0070h |  |  |  |
| 0071h |  |  |  |
| 0072h | Voltage Monitor 1 Interrupt Control Register | VCMP1IC | XXXXX000b |
| 0073h | Voltage Monitor 2 Interrupt Control Register | VCMP2IC | XXXXX000b |
| 0074h |  |  |  |
| 0075h |  |  |  |
| 0076h |  |  |  |
| 0077h |  |  |  |
| 0078h |  |  |  |
| 0079h |  |  |  |
| 007Ah |  |  |  |
| 007Bh |  |  |  |
| 007Ch |  |  |  |
| 007Dh |  |  |  |
| 007Eh |  |  |  |
| 007Fh |  |  |  |

X: Undefined
Note:
The blank areas are reserved and cannot be accessed by users

Table 4.3 SFR Information (3) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 0080h |  |  |  |
| 0081h |  |  |  |
| 0082h |  |  |  |
| 0083h |  |  |  |
| 0084h |  |  |  |
| 0085h |  |  |  |
| 0086h |  |  |  |
| 0087h |  |  |  |
| 0088h |  |  |  |
| 0089h |  |  |  |
| 008Ah |  |  |  |
| 008Bh |  |  |  |
| 008Ch |  |  |  |
| 008Dh |  |  |  |
| 008Eh |  |  |  |
| 008Fh |  |  |  |
| 0090h |  |  |  |
| 0091h |  |  |  |
| 0092h |  |  |  |
| 0093h |  |  |  |
| 0094h |  |  |  |
| 0095h |  |  |  |
| 0096h |  |  |  |
| 0097h |  |  |  |
| 0098h |  |  |  |
| 0099h |  |  |  |
| 009Ah |  |  |  |
| 009Bh |  |  |  |
| 009Ch |  |  |  |
| 009Dh |  |  |  |
| 009Eh |  |  |  |
| 009Fh |  |  |  |
| 00AOh | UART0 Transmit / Receive Mode Register | UOMR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | UOTB | XXh |
| 00A3h |  |  | XXh |
| 00A4h | UARTO Transmit / Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UARTO Transmit / Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | U0RB | XXh |
| 00A7h |  |  | XXh |
| 00A8h | UART2 Transmit / Receive Mode Register | U2MR | 00h |
| 00A9h | UART2 Bit Rate Register | U2BRG | XXh |
| 00AAh | UART2 Transmit Buffer Register | U2TB | XXh |
| 00ABh |  |  | XXh |
| 00ACh | UART2 Transmit / Receive Control Register 0 | U2C0 | 00001000b |
| 00ADh | UART2 Transmit / Receive Control Register 1 | U2C1 | 00000010b |
| 00AEh | UART2 Receive Buffer Register | U2RB | XXh |
| 00AFh |  |  | XXh |
| 00B0h | UART2 Digital Filter Function Select Register | URXDF | 00h |
| 00B1h |  |  |  |
| 00B2h |  |  |  |
| 00B3h |  |  |  |
| 00B4h |  |  |  |
| 00B5h |  |  |  |
| 00B6h |  |  |  |
| 00B7h |  |  |  |
| 00B8h |  |  |  |
| 00B9h |  |  |  |
| 00BAh |  |  |  |
| 00BBh | UART2 Special Mode Register 5 | U2SMR5 | 00h |
| 00BCh | UART2 Special Mode Register 4 | U2SMR4 | 00h |
| 00BDh | UART2 Special Mode Register 3 | U2SMR3 | 000X0X0Xb |
| 00BEh | UART2 Special Mode Register 2 | U2SMR2 | X0000000b |
| 00BFh | UART2 Special Mode Register | U2SMR | X0000000b |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.4 SFR Information (4) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 00C0h | A/D Register 0 | AD0 | XXh |
| 00C1h |  |  | 000000XXb |
| 00C2h | A/D Register 1 | AD1 | XXh |
| 00C3h |  |  | 000000XXb |
| 00C4h | A/D Register 2 | AD2 | XXh |
| 00C5h |  |  | 000000XXb |
| 00C6h | A/D Register 3 | AD3 | XXh |
| 00C7h |  |  | 000000XXb |
| 00C8h | A/D Register 4 | AD4 | XXh |
| 00C9h |  |  | 000000XXb |
| 00CAh | A/D Register 5 | AD5 | XXh |
| 00CBh |  |  | 000000XXb |
| 00CCh | A/D Register 6 | AD6 | XXh |
| 00CDh |  |  | 000000XXb |
| 00CEh | A/D Register 7 | AD7 | XXh |
| 00CFh |  |  | 000000XXb |
| 00D0h |  |  |  |
| 00D1h |  |  |  |
| 00D2h |  |  |  |
| 00D3h |  |  |  |
| 00D4h | A/D Mode Register | ADMOD | 00h |
| 00D5h | A/D Input Select Register | ADINSEL | 11000000b |
| 00D6h | A/D Control Register 0 | ADCON0 | 00h |
| 00D7h | A/D Control Register 1 | ADCON1 | 00h |
| 00D8h |  |  |  |
| 00D9h |  |  |  |
| 00DAh |  |  |  |
| 00DBh |  |  |  |
| 00DCh |  |  |  |
| 00DDh |  |  |  |
| 00DEh |  |  |  |
| 00DFh |  |  |  |
| 00E0h |  |  |  |
| 00E1h | Port P1 Register | P1 | XXh |
| 00E2h |  |  |  |
| 00E3h | Port P1 Direction Register | PD1 | 00h |
| 00E4h |  |  |  |
| 00E5h | Port P3 Register | P3 | XXh |
| 00E6h |  |  |  |
| 00E7h | Port P3 Direction Register | PD3 | 00h |
| 00E8h | Port P4 Register | P4 | XXh |
| 00E9h |  |  |  |
| 00EAh | Port P4 Direction Register | PD4 | 00h |
| 00EBh |  |  |  |
| 00ECh |  |  |  |
| 00EDh |  |  |  |
| 00EEh |  |  |  |
| 00EFh |  |  |  |
| 00F0h |  |  |  |
| 00F1h |  |  |  |
| 00F2h |  |  |  |
| 00F3h |  |  |  |
| 00F4h |  |  |  |
| 00F5h |  |  |  |
| 00F6h |  |  |  |
| 00F7h |  |  |  |
| 00F8h |  |  |  |
| 00F9h |  |  |  |
| 00FAh |  |  |  |
| 00FBh |  |  |  |
| 00FCh |  |  |  |
| 00FDh |  |  |  |
| 00FEh |  |  |  |
| 00FFh |  |  |  |

X : Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users

Table 4.5 SFR Information (5) ${ }^{(1)}$

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h |  |  |  |
| 0106h |  |  |  |
| 0107h |  |  |  |
| 0108h | Timer RB Control Register | TRBCR | 00h |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| 010Ah | Timer RB I/O Control Register | TRBIOC | 00h |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary Register | TRBPR | FFh |
| 010Fh |  |  |  |
| 0110h |  |  |  |
| 0111h |  |  |  |
| 0112h |  |  |  |
| 0113h |  |  |  |
| 0114h |  |  |  |
| 0115h |  |  |  |
| 0116h |  |  |  |
| 0117h |  |  |  |
| 0118h | Timer RE Second Data Register | TRESEC | 00h |
| 0119h | Timer RE Minute Data Register | TREMIN | 00h |
| 011Ah | Timer RE Hour Data Register | TREHR | 00h |
| 011Bh | Timer RE Day of Week Data Register | TREWK | 00h |
| 011Ch | Timer RE Control Register 1 | TRECR1 | 00h |
| 011Dh | Timer RE Control Register 2 | TRECR2 | 00h |
| 011Eh | Timer RE Count Source Select Register | TRECSR | 00001000b |
| 011Fh |  |  |  |
| 0120h | Timer RC Mode Register | TRCMR | 01001000b |
| 0121h | Timer RC Control Register 1 | TRCCR1 | 00h |
| 0122h | Timer RC Interrupt Enable Register | TRCIER | 01110000b |
| 0123h | Timer RC Status Register | TRCSR | 01110000b |
| 0124h | Timer RC 1/O Control Register 0 | TRCIOR0 | 10001000b |
| 0125h | Timer RC I/O Control Register 1 | TRCIOR1 | 10001000b |
| 0126h | Timer RC Counter | TRC | 00h |
| 0127h |  |  | 00h |
| 0128h | Timer RC General Register A | TRCGRA | FFh |
| 0129h |  |  | FFh |
| 012Ah | Timer RC General Register B | TRCGRB | FFh |
| 012Bh |  |  | FFh |
| 012Ch | Timer RC General Register C | TRCGRC | FFh |
| 012Dh |  |  | FFh |
| 012Eh | Timer RC General Register D | TRCGRD | FFh |
| 012Fh |  |  | FFh |
| 0130h | Timer RC Control Register 2 | TRCCR2 | 00011000b |
| 0131h | Timer RC Digital Filter Function Select Register | TRCDF | 00h |
| 0132h | Timer RC Output Master Enable Register | TRCOER | 01111111b |
| 0133h | Timer RC Trigger Control Register | TRCADCR | 00h |
| 0134h |  |  |  |
| 0135h |  |  |  |
| 0136h |  |  |  |
| 0137h |  |  |  |
| 0138h |  |  |  |
| 0139h |  |  |  |
| 013Ah |  |  |  |
| 013Bh |  |  |  |
| 013Ch |  |  |  |
| 013Dh |  |  |  |
| 013Eh |  |  |  |
| 013Fh |  |  |  |

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.6 SFR Information (6) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 0140h |  |  |  |
| 0141h |  |  |  |
| 0142h |  |  |  |
| 0143h |  |  |  |
| 0144h |  |  |  |
| 0145h |  |  |  |
| 0146h |  |  |  |
| 0147h |  |  |  |
| 0148h |  |  |  |
| 0149h |  |  |  |
| 014Ah |  |  |  |
| 014Bh |  |  |  |
| 014Ch |  |  |  |
| 014Dh |  |  |  |
| 014Eh |  |  |  |
| 014Fh |  |  |  |
| 0150h |  |  |  |
| 0151h |  |  |  |
| 0152h |  |  |  |
| 0153h |  |  |  |
| 0154h |  |  |  |
| 0155h |  |  |  |
| 0156h |  |  |  |
| 0157h |  |  |  |
| 0158h |  |  |  |
| 0159h |  |  |  |
| 015Ah |  |  |  |
| 015Bh |  |  |  |
| 015Ch |  |  |  |
| 015Dh |  |  |  |
| 015Eh |  |  |  |
| 015Fh |  |  |  |
| 0160h |  |  |  |
| 0161h |  |  |  |
| 0162h |  |  |  |
| 0163h |  |  |  |
| 0164h |  |  |  |
| 0165h |  |  |  |
| 0166h |  |  |  |
| 0167h |  |  |  |
| 0168h |  |  |  |
| 0169h |  |  |  |
| 016Ah |  |  |  |
| 016Bh |  |  |  |
| 016Ch |  |  |  |
| 016Dh |  |  |  |
| 016Eh |  |  |  |
| 016Fh |  |  |  |
| 0170h |  |  |  |
| 0171h |  |  |  |
| 0172h |  |  |  |
| 0173h |  |  |  |
| 0174h |  |  |  |
| 0175h |  |  |  |
| 0176h |  |  |  |
| 0177h |  |  |  |
| 0178h |  |  |  |
| 0179h |  |  |  |
| 017Ah |  |  |  |
| 017Bh |  |  |  |
| 017Ch |  |  |  |
| 017Dh |  |  |  |
| 017Eh |  |  |  |
| 017Fh |  |  |  |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users

Table 4.7 SFR Information (7) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 0180h | Timer RA Pin Select Register | TRASR | 00h |
| 0181h | Timer RC Pin Select Register | TRBRCSR | 00h |
| 0182h | Timer RC Pin Select Register 0 | TRCPSR0 | 00h |
| 0183h | Timer RC Pin Select Register 1 | TRCPSR1 | 00h |
| 0184h |  |  |  |
| 0185h |  |  |  |
| 0186h |  |  |  |
| 0187h |  |  |  |
| 0188h | UART0 Pin Select Register | U0SR | 00h |
| 0189h |  |  |  |
| 018Ah | UART2 Pin Select Register 0 | U2SR0 | 00h |
| 018Bh | UART2 Pin Select Register 1 | U2SR1 | 00h |
| 018Ch |  |  |  |
| 018Dh |  |  |  |
| 018Eh | INT Interrupt Input Pin Select Register | INTSR | 00h |
| 018Fh | 1/O Function Pin Select Register | PINSR | 00h |
| 0190h |  |  |  |
| 0191h |  |  |  |
| 0192h |  |  |  |
| 0193h |  |  |  |
| 0194h |  |  |  |
| 0195h |  |  |  |
| 0196h |  |  |  |
| 0197h |  |  |  |
| 0198h |  |  |  |
| 0199h |  |  |  |
| 019Ah |  |  |  |
| 019Bh |  |  |  |
| 019Ch |  |  |  |
| 019Dh |  |  |  |
| 019Eh |  |  |  |
| 019Fh |  |  |  |
| 01A0h |  |  |  |
| 01A1h |  |  |  |
| 01A2h |  |  |  |
| 01A3h |  |  |  |
| 01A4h |  |  |  |
| 01A5h |  |  |  |
| 01A6h |  |  |  |
| 01A7h |  |  |  |
| 01A8h |  |  |  |
| 01A9h |  |  |  |
| 01AAh |  |  |  |
| 01ABh |  |  |  |
| 01ACh |  |  |  |
| 01ADh |  |  |  |
| 01AEh |  |  |  |
| 01AFh |  |  |  |
| 01B0h |  |  |  |
| 01B1h |  |  |  |
| 01B2h | Flash Memory Status Register | FST | 10000X00b |
| 01B3h |  |  |  |
| 01B4h | Flash Memory Control Register 0 | FMR0 | 00h |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 00h |
| 01B6h | Flash Memory Control Register 2 | FMR2 | 00h |
| 01B7h |  |  |  |
| 01B8h |  |  |  |
| 01B9h |  |  |  |
| 01BAh |  |  |  |
| 01BBh |  |  |  |
| 01BCh |  |  |  |
| 01BDh |  |  |  |
| 01BEh |  |  |  |
| 01BFh |  |  |  |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users

Table 4.8 SFR Information (8) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 01C0h | Address Match Interrupt Register 0 | RMAD0 | $\begin{array}{\|l\|} \hline \text { XXh } \\ \text { XXh } \\ 0000 X X X \mathrm{Xb} \\ \hline \end{array}$ |
| 01C1h |  |  |  |
| 01C2h |  |  |  |
| 01C3h | Address Match Interrupt Enable Register | AIER | OOh |
| 01C4h | Address Match Interrupt Register 1 | RMAD1 | $\begin{aligned} & \text { XXh } \\ & \text { XXh } \\ & 0000 X X X X b \end{aligned}$ |
| 01C5h |  |  |  |
| 01C6h |  |  |  |
| 01C7h |  |  |  |
| 01C8h |  |  |  |
|  |  |  |  |  |  |  |
| 01CAh |  |  |  |
| 01CBh |  |  |  |
| 01CCh |  |  |  |
| 01CDh |  |  |  |
| 01CEh |  |  |  |
| 01CFh |  |  |  |
| 01D0h |  |  |  |
| 01D1h |  |  |  |
| 01D2h |  |  |  |
| 01D3h |  |  |  |
| 01D4h |  |  |  |
| 01D5h |  |  |  |
| 01D6h |  |  |  |
| 01D7h |  |  |  |
| 01D8h |  |  |  |
| 01D9h |  |  |  |
| 01DAh |  |  |  |
| 01DBh |  |  |  |
| 01DCh |  |  |  |
| 01DDh |  |  |  |
| 01DEh |  |  |  |
| 01DFh |  |  |  |
| 01E0h | Pull-Up Control Register 0 | PUR0 | 00h |
| 01E1h | Pull-Up Control Register 1 | PUR1 | 00h |
| 01E2h |  |  |  |
| 01E3h |  |  |  |
| 01E4h |  |  |  |
| 01E5h |  |  |  |
| 01E6h |  |  |  |
| 01E7h |  |  |  |
| 01E8h |  |  |  |
| 01E9h |  |  |  |
| 01EAh |  |  |  |
| 01EBh |  |  |  |
| 01ECh |  |  |  |
| 01EDh |  |  |  |
| 01EEh |  |  |  |
| 01EFh |  |  |  |
| 01F0h | Port P1 Drive Capacity Control Register | P1DRR | 00h |
| 01F1h |  |  |  |
| 01F2h | Drive Capacity Control Register 0 | DRR0 | 00h |
| 01F3h | Drive Capacity Control Register 1 | DRR1 | 00h |
| 01F4h |  |  |  |
| 01F5h | Input Threshold Control Register 0 | VLT0 | 00h |
| 01F6h | Input Threshold Control Register 1 | VLT1 | 00h |
| 01F7h |  |  |  |
| 01F8h | Comparator B Control Register 0 | INTCMP | 00h |
| 01F9h |  |  |  |
| 01FAh | External Input Enable Register 0 | INTEN | 00h |
| 01FBh |  |  |  |
| 01FCh | INT Input Filter Select Register 0 | INTF | 00h |
| 01FDh |  |  |  |
| 01FEh | Key Input Enable Register 0 | KIEN | 00h |
| 01FFh |  |  |  |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users

Table 4.9 ID Code Areas and Option Function Select Area


## 5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vcc/AVcc | Supply voltage |  | -0.3 to 6.5 | V |
| V I | Input voltage |  | -0.3 to $\mathrm{Vcc}+0.3$ | V |
| Vo | Output voltage |  | -0.3 to $\mathrm{Vcc}+0.3$ | V |
| Pd | Power dissipation | $-40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}$ | 500 | mW |
| Topr | Operating ambient temperature |  | -20 to $85(\mathrm{~N}$ version) $/$ | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | -40 to $85(\mathrm{D}$ version) |  |$]$

Table 5.2 Recommended Operating Conditions

| Symbol | Parameter |  |  |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| Vcc/AVcc | Supply voltage |  |  |  |  |  | 1.8 | - | 5.5 | V |
| Vss/AVss | Supply voltage |  |  |  |  | - | 0 | - | V |
| VIH | Input "H" voltage | Other than CMOS input |  |  |  | 0.8 Vcc | - | Vcc | V |
|  |  | CMOS input | Input level switching function (I/O port) | Input level selection : 0.35 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0.5 Vcc | - | Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0.55 Vcc | - | Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0.65 Vcc | - | Vcc | V |
|  |  |  |  | Input level selection : 0.5 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0.65 Vcc | - | Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0.7 Vcc | - | Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0.8 Vcc | - | Vcc | V |
|  |  |  |  | Input level selection : 0.7 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0.85 Vcc | - | Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0.85 Vcc | - | Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0.85 Vcc | - | Vcc | V |
|  |  | External clock input (XOUT) |  |  |  | 1.2 | - | Vcc | V |
| VIL | Input "L" voltage | Other than CMOS input |  |  |  | 0 | - | 0.2 Vcc | V |
|  |  | CMOS input | Inputlevel <br> switching function (I/O port) | Input level selection$: 0.35 \mathrm{Vcc}$ | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 0.2 Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0 | - | 0.2 Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0 | - | 0.2 Vcc | V |
|  |  |  |  | Input level selection : 0.5 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 0.4 Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0 | - | 0.3 Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0 | - | 0.2 Vcc | V |
|  |  |  |  | Input level selection : 0.7 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 0.55 Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0 | - | 0.45 Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0 | - | 0.35 Vcc | V |
|  |  | External clock input (XOUT) |  |  |  | 0 | - | 0.4 | V |
| IOH (sum) | Peak sum output | H" current | Sum of all p | pins loh(peak) |  | - | - | -160 | mA |
| IOH (sum) | Average sum outpu | "H" current | Sum of all p | pins IOH (avg) |  | - | - | -80 | mA |
| IOH (peak) | Peak output "H" current |  | Drive capac | city Low |  | - | - | -10 | mA |
|  |  |  | Drive capac | city High |  | - | - | -40 | mA |
| IOH(avg) | Average output "H" current |  | Drive capac | city Low |  | - | - | -5 | mA |
|  |  |  | Drive capac | city High |  | - | - | -20 | mA |
| IOL(sum) | Peak sum output "L" current |  | Sum of all p | pins loL(peak) |  | - | - | 160 | mA |
| IOL(sum) | Average sum output "L" current |  | Sum of all p | pins loL(avg) |  | - | - | 80 | mA |
| IOL(peak) | Peak output "L" current |  | Drive capacity | city Low |  | - | - | 10 | mA |
|  |  |  | Drive capacity | city High |  | - | - | 40 | mA |
| IOL(avg) | Average output "L" current |  | Drive capacity | city Low |  | - | - | 5 | mA |
|  |  |  | Drive capac | city High |  | - | - | 20 | mA |
| f (XIN) | XIN clock input oscillation frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 5 | MHz |
| f (XCIN) | XCIN clock input oscillation frequency |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | 32.768 | 50 | kHz |
| fOCO40M | When used as the count source for timer RC (3) |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 32 | - | 40 | MHz |
| fOCO-F | fOCO-F frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 5 | MHz |
| - | System clock frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 5 | MHz |
| f(BCLK) | CPU clock frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 5 | MHz |

Notes:

1. $V c c=1.8$ to 5.5 V at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms .
3. $f O C O 40 \mathrm{M}$ can be used as the count source for timer RC in the range of $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V .


Figure 5.1 Ports P1, P3, P4 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

| Symbol | Parameter |  | Conditions |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | Vref $=$ AVcc |  | - | - | 10 | Bit |
| - | Absolute accuracy | 10-bit mode | Vref $=\mathrm{AVcc}=5.0 \mathrm{~V}$ | AN8 to AN11 input | - | - | $\pm 3$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=3.3 \mathrm{~V}$ | AN8 to AN11 input | - | - | $\pm 5$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=3.0 \mathrm{~V}$ | AN8 to AN11 input | - | - | $\pm 5$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=2.2 \mathrm{~V}$ | AN8 to AN11 input | - | - | $\pm 5$ | LSB |
|  |  | 8-bit mode | Vref $=$ AVcc $=5.0 \mathrm{~V}$ | AN8 to AN11 input | - | - | $\pm 2$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=3.3 \mathrm{~V}$ | AN8 to AN11 input | - | - | $\pm 2$ | LSB |
|  |  |  | Vref $=$ AVcc $=3.0 \mathrm{~V}$ | AN8 to AN11 input | - | - | $\pm 2$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=2.2 \mathrm{~V}$ | AN8 to AN11 input | - | - | $\pm 2$ | LSB |
| $\phi$ AD | A/D conversion clock |  | $4.0 \mathrm{~V} \leq \mathrm{V}_{\text {ref }}=\mathrm{AVcc} \leq 5.5 \mathrm{~V}$ (2) |  | 2 | - | 20 | MHz |
|  |  |  | $3.2 \mathrm{~V} \leq \mathrm{V}_{\text {ref }}=\mathrm{AVcc} \leq 5.5 \mathrm{~V}$ (2) |  | 2 | - | 16 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {ref }}=\mathrm{AVcc} \leq 5.5 \mathrm{~V}$ (2) |  | 2 | - | 10 | MHz |
|  |  |  | $2.2 \mathrm{~V} \leq \mathrm{V}_{\text {ref }}=\mathrm{AVcc} \leq 5.5 \mathrm{~V}$ (2) |  | 2 | - | 5 | MHz |
| - | Tolerance level impedance |  |  |  | - | 3 | - | k $\Omega$ |
| tconv | Conversion time | 10-bit mode | Vref $=A V c c=5.0 \mathrm{~V}, \phi \mathrm{AD}=20 \mathrm{MHz}$ |  | 2.15 | - | - | $\mu \mathrm{s}$ |
|  |  | 8-bit mode | $\mathrm{V}_{\text {ref }}=\mathrm{AVcc}=5.0 \mathrm{~V}, \phi \mathrm{AD}=20 \mathrm{MHz}$ |  | 2.15 | - | - | $\mu \mathrm{S}$ |
| tSAMP | Sampling time |  | $\phi A D=20 \mathrm{MHz}$ |  | 0.75 | - | - | $\mu \mathrm{s}$ |
| IVref | Vref current |  | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{XIN}=\mathrm{f1}=\phi \mathrm{AD}=20 \mathrm{MHz}$ |  | - | 45 | - | $\mu \mathrm{A}$ |
| Vref | Reference voltage |  |  |  | 2.2 | - | AVcc | V |
| VIA | Analog input voltage (3) |  |  |  | 0 | - | Vref | V |
| OCVREF | On-chip reference voltage |  | $2 \mathrm{MHz} \leq \phi \mathrm{AD} \leq 4 \mathrm{MHz}$ |  | 1.19 | 1.34 | 1.49 | V |

Notes:

1. $\mathrm{Vcc} / \mathrm{AVcc}=\mathrm{Vref}=2.2$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}(\mathrm{D}$ version), unless otherwise specified.
2. The $A / D$ conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8 -bit mode.

Table 5.4 Comparator B Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vref | IVREF1, IVREF3 input reference voltage |  | 0 | - | Vcc-1.4 | V |
| Vı | IVCMP1, IVCMP3 input voltage |  | -0.3 | - | Vcc +0.3 | V |
| - | Offset |  | - | 5 | 100 | mV |
| td | Comparator output delay time (2) | $\mathrm{VI}=\mathrm{Vref} \pm 100 \mathrm{mV}$ | - | 0.1 | - | $\mu \mathrm{s}$ |
| ICMP | Comparator operating current | $\mathrm{Vcc}=5.0 \mathrm{~V}$ | - | 17.5 | - | $\mu \mathrm{A}$ |

Notes:

1. $\mathrm{Vcc}=2.7$ to 5.5 V , $\operatorname{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. When the digital filter is disabled.

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance (2) |  | 1,000 ${ }^{(3)}$ | - | - | times |
| - | Byte program time |  | - | 80 | 500 | $\mu \mathrm{s}$ |
| - | Block erase time |  | - | 0.3 | - | S |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{gathered} 5+\text { CPU clock } \\ \times 3 \text { cycles } \\ \hline \end{gathered}$ | ms |
| - | Interval from erase start/restart until following suspend request |  | 0 | - | - | $\mu \mathrm{s}$ |
| - | Time from suspend until erase restart |  | - | - | $\begin{gathered} 30+\text { CPU clock } \\ \times 1 \text { cycle } \end{gathered}$ | $\mu \mathrm{s}$ |
| td(CMDRSTREADY) | Time from when command is forcibly stopped until reading is enabled |  | - | - | $\begin{gathered} \hline 30+\text { CPU clock } \\ \times 1 \text { cycle } \end{gathered}$ | $\mu \mathrm{s}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 1.8 | - | 5.5 | V |
| - | Program, erase temperature |  | 0 | - | 60 | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time (7) | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

Notes:

1. $\mathrm{Vcc}=2.7$ to 5.5 V at $\mathrm{Topr}=0$ to $60^{\circ} \mathrm{C}$, unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=1,000)$, each block can be erased $n$ times. For example, if 1,0241 -byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. ( 1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.


Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| V det0 | Voltage detection level Vdet0_0 ${ }^{(2)}$ |  | 1.80 | 1.90 | 2.05 | V |
|  | Voltage detection level Vdet0_1 ${ }^{(2)}$ |  | 2.15 | 2.35 | 2.50 | V |
|  | Voltage detection level Vdet0_2 ${ }^{(2)}$ |  | 2.70 | 2.85 | 3.05 | V |
|  | Voltage detection level Vdet0_3 ${ }^{(2)}$ |  | 3.55 | 3.80 | 4.05 | V |
| - | Voltage detection 0 circuit response time (4) | At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V | - | 6 | 150 | $\mu \mathrm{S}$ |
| - | Voltage detection circuit self power consumption | VCA25 = 1, Vcc $=5.0 \mathrm{~V}$ | - | 1.5 | - | $\mu \mathrm{A}$ |
| td(E-A) | Waiting time until voltage detection circuit operation starts (3) |  | - | - | 100 | $\mu \mathrm{S}$ |

Notes:

1. The measurement condition is $\mathrm{Vcc}=1.8 \mathrm{~V}$ to 5.5 V and Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version).
2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0 .
4. Time until the voltage monitor 0 reset is generated after the voltage passes $V$ deto.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet1 | Voltage detection level Vdet1_0 ${ }^{(2)}$ | At the falling of Vcc | 2.00 | 2.20 | 2.40 | V |
|  | Voltage detection level Vdet1_1 ${ }^{(2)}$ | At the falling of Vcc | 2.15 | 2.35 | 2.55 | V |
|  | Voltage detection level Vdet1_2 ${ }^{(2)}$ | At the falling of Vcc | 2.30 | 2.50 | 2.70 | V |
|  | Voltage detection level Vdet1_3 (2) | At the falling of Vcc | 2.45 | 2.65 | 2.85 | V |
|  | Voltage detection level Vdet1_4 (2) | At the falling of Vcc | 2.60 | 2.80 | 3.00 | V |
|  | Voltage detection level Vdet1_5 (2) | At the falling of Vcc | 2.75 | 2.95 | 3.15 | V |
|  | Voltage detection level Vdet1_6 (2) | At the falling of Vcc | 2.85 | 3.10 | 3.40 | V |
|  | Voltage detection level Vdet1_7 ${ }^{(2)}$ | At the falling of Vcc | 3.00 | 3.25 | 3.55 | V |
|  | Voltage detection level Vdet1_8 (2) | At the falling of Vcc | 3.15 | 3.40 | 3.70 | V |
|  | Voltage detection level Vdet1_9 (2) | At the falling of Vcc | 3.30 | 3.55 | 3.85 | V |
|  | Voltage detection level Vdet1_A (2) | At the falling of Vcc | 3.45 | 3.70 | 4.00 | V |
|  | Voltage detection level Vdet1_B ${ }^{(2)}$ | At the falling of Vcc | 3.60 | 3.85 | 4.15 | V |
|  | Voltage detection level Vdet1_C (2) | At the falling of Vcc | 3.75 | 4.00 | 4.30 | V |
|  | Voltage detection level Vdet1_D ${ }^{(2)}$ | At the falling of Vcc | 3.90 | 4.15 | 4.45 | V |
|  | Voltage detection level Vdet1_E (2) | At the falling of Vcc | 4.05 | 4.30 | 4.60 | V |
|  | Voltage detection level Vdet1_F (2) | At the falling of Vcc | 4.20 | 4.45 | 4.75 | V |
| - | Hysteresis width at the rising of Vcc in voltage detection 1 circuit | Vdet1_0 to Vdet1_5 selected | - | 0.07 | - | V |
|  |  | Vdet1_6 to Vdet1_F selected | - | 0.10 | - | V |
| - | Voltage detection 1 circuit response time (3) | At the falling of Vcc from 5 V to (Vdet1_0-0.1) V | - | 60 | 150 | $\mu \mathrm{S}$ |
| - | Voltage detection circuit self power consumption | VCA26 = 1, Vcc = 5.0 V | - | 1.7 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts (4) |  | - | - | 100 | $\mu \mathrm{S}$ |

Notes:

1. The measurement condition is $\mathrm{Vcc}=1.8 \mathrm{~V}$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version).
2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0 .

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| V det2 | Voltage detection level Vdet2_0 | At the falling of Vcc | 3.70 | 4.00 | 4.30 | V |
| - | Hysteresis width at the rising of Vcc in voltage detection 2 circuit |  | - | 0.10 | - | V |
| - | Voltage detection 2 circuit response time (2) | At the falling of Vcc from 5 V to (Vdet2_0-0.1) V | - | 20 | 150 | $\mu \mathrm{s}$ |
| - | Voltage detection circuit self power consumption | VCA27 = 1, Vcc = 5.0 V | - | 1.7 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts (3) |  | - | - | 100 | $\mu \mathrm{s}$ |

Notes:

1. The measurement condition is $\mathrm{Vcc}=1.8 \mathrm{~V}$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V det2.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0 .

Table 5.9 Power-on Reset Circuit (2)

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| trth | External power Vcc rise gradient | (1) | 0 | - | 50000 | $\mathrm{mV} / \mathrm{msec}$ |

Notes:

1. The measurement condition is Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0 .


Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | High-speed on-chip oscillator frequency after reset | $\begin{aligned} & \hline \text { Vcc }=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 38.4 | 40 | 41.6 | MHz |
|  |  | $\begin{array}{\|l\|} \hline \text { Vcc }=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ -40^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C} \\ \hline \end{array}$ | 38.0 | 40 | 42.0 | MHz |
|  | High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (3) | $\begin{aligned} & \text { Vcc }=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 35.389 | 36.864 | 38.338 | MHz |
|  |  | $\begin{aligned} & \text { Vcc }=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 35.020 | 36.864 | 38.707 | MHz |
|  | High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register | $\begin{aligned} & \text { Vcc }=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 30.72 | 32 | 33.28 | MHz |
|  |  | $\begin{array}{\|l\|} \hline \text { Vcc }=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ -40^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C} \end{array}$ | 30.40 | 32 | 33.60 | MHz |
| - | Oscillation stability time | $\mathrm{VCC}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 0.5 | 3 | ms |
| - | Self power consumption at oscillation | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 400 | - | $\mu \mathrm{A}$ |

Notes:

1. $\mathrm{Vcc}=1.8$ to 5.5 V , $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. This indicates the precision error for the oscillation frequency of the high-speed on-chip oscillator.
3. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be $0 \%$ when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fOCO-S | Low-speed on-chip oscillator frequency |  | 60 | 125 | 250 | kHz |
| - | Oscillation stability time | VCC $=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 30 | 100 | $\mu \mathrm{s}$ |
| - | Self power consumption at oscillation | $\mathrm{VCC}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 2 | - | $\mu \mathrm{A}$ |

Note:

1. $\mathrm{Vcc}=1.8$ to 5.5 V , $\operatorname{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.

Table 5.12 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  |  |  | Min. | Typ. |  |
| td(P-R) | Time for internal power supply stabilization during <br> power-on (2) |  | - | - | 2000 |

Notes:

1. The measurement condition is $\mathrm{Vcc}=1.8$ to 5.5 V and $\mathrm{Topr}=25^{\circ} \mathrm{C}$.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.13 Electrical Characteristics (1) [4.2 V $\leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}]$

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | Other than XOUT |  |  | Drive capacity High Vcc = 5 V | $\mathrm{IOH}=-20 \mathrm{~mA}$ | Vcc-2.0 | - | Vcc | V |
|  |  |  | Drive capacity Low Vcc $=5 \mathrm{~V}$ | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc - 2.0 | - | Vcc | V |
|  |  | XOUT | Vcc = 5V | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | 1.0 | - | Vcc | V |
| Vol | Output "L" voltage | Other than XOUT | Drive capacity High Vcc $=5 \mathrm{~V}$ | $\mathrm{IOL}=20 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  |  | Drive capacity Low Vcc $=5 \mathrm{~V}$ | $\mathrm{IOL}=5 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  | XOUT | $\mathrm{Vcc}=5 \mathrm{~V}$ | IOL $=200 \mu \mathrm{~A}$ | - | - | 0.5 | V |
|  | Hysteresis | $\overline{\mathrm{INTO}}, \overline{\mathrm{INT}}, \overline{\mathrm{INT3}}$, $\overline{\mathrm{KIO}}, \overline{\mathrm{KI} 1}, \overline{\mathrm{KI} 2}, \overline{\mathrm{KI} 3}$, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, $\qquad$ TRCCLK, $\overline{\text { ADTRG }}$, RXD0, RXD2, CLK0, CLK2 |  |  | 0.1 | 1.2 | - | V |
|  |  | RESET |  |  | 0.1 | 1.2 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=5 \mathrm{~V}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  | - | - | 5.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  | - | - | -5.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  | 25 | 50 | 100 | $\mathrm{k} \Omega$ |
| RfxIN | Feedback resistance | XIN |  |  | - | 0.3 | - | $\mathrm{M} \Omega$ |
| RfxCln | Feedback resistance | XCIN |  |  | - | 8 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

Note:

1. $4.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}(\mathrm{D}$ version), $\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$, unless otherwise specified.

Table 5.14 Electrical Characteristics (2) [3.3 V $\leq$ Vcc $\leq 5.5 \mathrm{~V}]$
(Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power supply current (Vcc = 3.3 to 5.5 V ) Single-chip mode, output pins are open, other pins are Vss | High-speedclock mode | XIN $=20 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> No division <br> XIN | - | 6.5 | 15 | mA |
|  |  |  | XIN $=16 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 5.3 | 12.5 | mA |
|  |  |  | XIN $=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 3.6 | - | mA |
|  |  |  | $\begin{aligned} & \text { XIN }=20 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { Divide-by-8 } \end{aligned}$ | - | 3.0 | - | mA |
|  |  |  | $\begin{aligned} & \text { XIN = } 16 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { Divide-by-8 } \end{aligned}$ | - | 2.2 | - | mA |
|  |  |  | XIN $=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.5 | - | mA |
|  |  | $\begin{aligned} & \hline \text { High-speed } \\ & \text { on-chip } \\ & \text { oscillator mode } \end{aligned}$ | XIN clock off High-speed on-chip oscillator on fOCO-F $=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 7.0 | 15 | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO-F $=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 3.0 | - | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on fOCO-F $=4 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> Divide-by-16 <br> MSTTRC = 1 | - | 1 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR27 = 1, VCA20 = 0 | - | 90 | 400 | $\mu \mathrm{A}$ |
|  |  | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ No division FMR27 $=1$, VCA20 $=0$ | - | 85 | 400 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ No division <br> Program operation on RAM <br> Flash memory off, FMSTP $=1$, VCA20 $=0$ | - | 47 | - | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 15 | 100 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed Peripheral clock off <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 4 | 90 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ (peripheral clock off) While a WAIT instruction is executed <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 3.5 | - | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 2.0 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 5.0 | - | $\mu \mathrm{A}$ |

## Timing Requirements

(Unless Otherwise Specified: Vcc =5V, Vss = 0 V at Topr $=25^{\circ} \mathrm{C}$ )
Table 5.15 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XOUT) | XOUT input cycle time | 50 | - | ns |
| twh(XOUT) | XOUT input "H" width | 24 | - | ns |
| tWL(XOUT) | XOUT input "L" width | 24 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | $\mu \mathrm{S}$ |
| twh(XCIN) | XCIN input "H" width | 7 | - | $\mu \mathrm{s}$ |
| twL(XCIN) | XCIN input "L" width | 7 | - | $\mu \mathrm{S}$ |



Figure 5.4 External Clock Input Timing Diagram when Vcc = 5 V

Table 5.16 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 100 | - |  |
| twh(TRAIO) | TRAIO input "H" width | 40 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 40 | - | ns |



Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.17 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 | - | ns |
| tw(CKH) | CLKi input "H" width | 100 | - | ns |
| tw(CKL) | CLKi input "L" width | 100 | - | ns |
| td(C-Q) | TXDi output delay time | - | 50 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 50 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$i=0,2$


Figure 5.6 Serial Interface Timing Diagram when Vcc $=5 \mathrm{~V}$

Table 5.18 External Interrupt $\overline{\mathrm{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, 3)$ Input, Key Input Interrupt $\overline{\mathrm{KII}} \mathbf{( i = 0}$ to $\mathbf{3})$

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\mathrm{INTi}}$ input "H" width, $\overline{\mathrm{KII}} \mathrm{input}$ "H" width | $250(1)$ | - | ns |
| tw(INL) | $\overline{\mathrm{NSTi}}$ input "L" width, $\overline{\mathrm{KII}}$ input "L" width | $250(2)$ | - | ns |

Notes:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\text { INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock }}$ frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure $5.7 \quad$ Input Timing for External Interrupt $\overline{\mathrm{INTi}}$ and Key Input Interrupt $\overline{\mathrm{KII}}$ when Vcc = 5 V

Table 5.19 Electrical Characteristics (3) [2.7 V $\leq$ Vcc $<4.2 \mathrm{~V}]$

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | Other than XOUT |  |  | Drive capacity High | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  |  | Drive capacity Low | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  | XOUT |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | 1.0 | - | Vcc | V |
| Vol | Output "L" voltage | Other than XOUT | Drive capacity High | $\mathrm{IOL}=5 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity Low | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  | XOUT |  | IOL $=200 \mu \mathrm{~A}$ | - | - | 0.5 | V |
| $\mathrm{V}^{+}+\mathrm{V}^{\text {T- }}$ | Hysteresis | $\begin{aligned} & \hline \overline{\mathrm{INTO}}, \overline{\mathrm{INT} 1}, \overline{\mathrm{INT3}}, \\ & \overline{\mathrm{KIO}}, \overline{\mathrm{KI1}}, \overline{\mathrm{KI2}}, \overline{\mathrm{KI3}}, \\ & \text { TRAIO, TRBO, } \\ & \text { TRCIOA, TRCIOB, } \\ & \text { TRCIOC, TRCIOD, } \\ & \overline{\text { TRCTRG, TRCCLK, }} \text {, } \\ & \overline{\text { ADTRG, }} \\ & \text { RXD0, RXD2, } \\ & \text { CLK0, CLK2 } \end{aligned}$ | $\mathrm{Vcc}=3.0 \mathrm{~V}$ |  | 0.1 | 0.4 | - | V |
|  |  | RESET | $\mathrm{Vcc}=3.0 \mathrm{~V}$ |  | 0.1 | 0.5 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=3 \mathrm{~V}, \mathrm{Vcc}=3.0 \mathrm{~V}$ |  | - | - | 4.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=3.0 \mathrm{~V}$ |  | - | - | -4.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=3.0 \mathrm{~V}$ |  | 42 | 84 | 168 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 0.3 | - | $\mathrm{M} \Omega$ |
| RfxCln | Feedback resistance | XCIN |  |  | - | 8 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

Note:

1. $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.2 \mathrm{~V}$ at Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ (D version), $\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$, unless otherwise specified.

Table 5.20 Electrical Characteristics (4) [2.7 V $\leq$ Vcc < 3.3 V]
(Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power supply current (Vcc = 2.7 to 3.3 V ) Single-chip mode, output pins are open, other pins are Vss | High-speedclock mode | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 3.5 | 10 | mA |
|  |  |  | XIN $=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.5 | 7.5 | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO-F $=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 7.0 | 15 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on fOCO-F $=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 3.0 | - | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO-F $=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 4.0 | - | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO-F $=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.5 | - | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO-F $=4 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-16 MSTTRC = 1 | - | 1 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR27 = 1, VCA20 = 0 | - | 90 | 390 | $\mu \mathrm{A}$ |
|  |  | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ No division FMR27 = 1, VCA20 $=0$ | - | 80 | 400 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ No division <br> Program operation on RAM <br> Flash memory off, FMSTP = 1, VCA20 $=0$ | - | 40 | - | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation <br> VCA27 = VCA26 = VCA25 $=0, \mathrm{VCA} 20=1$ | - | 15 | 90 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock off VCA2 27 = VCA26 $=$ VCA25 $=0, \mathrm{VCA} 20=1$ | - | 4 | 80 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ (peripheral clock off) <br> While a WAIT instruction is executed <br> VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | - | 3.5 | - | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 = VCA26 $=$ VCA25 $=0$ | - | 2.0 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 5.0 | - | $\mu \mathrm{A}$ |

## Timing requirements

(Unless Otherwise Specified: Vcc = $3 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=25^{\circ} \mathrm{C}$ )
Table 5.21 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XOUT) | XOUT input cycle time | 50 | - | ns |
| twh(XOUT) | XOUT input "H" width | 24 | - | ns |
| tWL(XOUT) | XOUT input "L" width | 24 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | $\mu \mathrm{S}$ |
| twh(XCIN) | XCIN input "H" width | 7 | - | $\mu \mathrm{s}$ |
| twL(XCIN) | XCIN input "L" width | 7 | - | $\mu \mathrm{S}$ |



Figure 5.8 External Clock Input Timing Diagram when Vcc $=3 \mathrm{~V}$
Table 5.22 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 300 | - | ns |
| twH(TRAIO) | TRAIO input "H" width | 120 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 120 | - | ns |



Figure $5.9 \quad$ TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.23 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 300 | - | ns |
| tw(CKH) | CLKi input "H" width | 150 | - | ns |
| tw(CKL) | CLKi Input "L" width | 150 | - | ns |
| td(C-Q) | TXDi output delay time | - | 80 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 70 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$i=0,2$


Figure 5.10 Serial Interface Timing Diagram when Vcc $=3 \mathrm{~V}$

Table 5.24 External Interrupt $\overline{\operatorname{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, \mathbf{3}) \operatorname{Input}$, Key Input Interrupt $\overline{\mathrm{KII}} \mathbf{( i = 0}$ to $\mathbf{3}$ )

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\text { INTi input "H" width, } \overline{\mathrm{Kli}} \text { input " } \mathrm{H} \text { " width }}$ | $380{ }^{(1)}$ | - | ns |
| tw(INL) | INTi input "L" width, $\overline{\text { Kli input "L" width }}$ | 380 (2) | - | ns |

Notes:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either ( $1 /$ digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input LOW width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.11 Input Timing for External Interrupt $\overline{\mathrm{INTi}}$ and Key Input Interrupt KIi when Vcc = 3 V

Table 5.25 Electrical Characteristics (5) [1.8 V $\leq$ Vcc $<2.7 \mathrm{~V}]$

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | Other than XOUT |  |  | Drive capacity High | $\mathrm{IOH}=-2 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  |  | Drive capacity Low | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-0.5 | - | Vcc | V |
|  |  | XOUT |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | 1.0 | - | Vcc | V |
| VoL | Output "L" voltage | Other than XOUT | Drive capacity High | $\mathrm{lOL}=2 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity Low | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  | XOUT |  | lot $=200 \mu \mathrm{~A}$ | - | - | 0.5 | V |
| $\mathrm{V}^{\text {+ }+-\mathrm{V}^{\text {- }} \text { - }}$ | Hysteresis |  |  |  | 0.05 | 0.2 | - | V |
|  |  | RESET |  |  | 0.05 | 0.20 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=2.2 \mathrm{~V}, \mathrm{Vcc}=2.2$ |  | - | - | 4.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=2.2 \mathrm{~V}$ |  | - | - | -4.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=2.2 \mathrm{~V}$ |  | 70 | 140 | 300 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 0.3 | - | $\mathrm{M} \Omega$ |
| RfXCIN | Feedback resistance | XCIN |  |  | - | 8 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

Note:

1. $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), $\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}$, unless otherwise specified.

Table 5.26 Electrical Characteristics (6) [1.8 V $\leq$ Vcc $<2.7 \mathrm{~V}]$
(Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Icc | Power supply current ( $\mathrm{Vcc}=1.8$ to 2.7 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | $\begin{aligned} & \text { XIN }=5 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { No division } \end{aligned}$ | - | 2.2 | - | mA |
|  |  |  | XIN $=5 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 0.8 | - | mA |
|  |  | High-speed on-chip oscillator mode | ```XIN clock off High-speed on-chip oscillator on fOCO-F \(=5 \mathrm{MHz}\) Low-speed on-chip oscillator on \(=125 \mathrm{kHz}\) No division``` | - | 2.5 | 10 | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO-F $=5 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.7 | - | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO-F $=4 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-16 MSTTRC $=1$ | - | 1 | - | mA |
|  |  | Low-speed onchip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> Divide-by-8, FMR27 = 1, VCA20 = 0 | - | 90 | 300 | $\mu \mathrm{A}$ |
|  |  | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ No division FMR27 $=1$, VCA20 $=0$ | - | 80 | 350 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ <br> No division <br> Program operation on RAM <br> Flash memory off, FMSTP $=1$, VCA20 $=0$ | - | 40 | - | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation <br> VCA27 = VCA26 = VCA25 $=0$ <br> VCA20 = 1 | - | 15 | 90 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ VCA20 = 1 | - | 4 | 80 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ (peripheral clock off) <br> While a WAIT instruction is executed <br> VCA27 = VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 3.5 | - | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 = VCA26 $=$ VCA25 $=0$ | - | 2.0 | 5 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 = VCA26 = VCA25 $=0$ | - | 5.0 | - | $\mu \mathrm{A}$ |

## Timing requirements

(Unless Otherwise Specified: Vcc $=2.2 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ at Topr $=25^{\circ} \mathrm{C}$ )
Table 5.27 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XOUT) | XOUT input cycle time | 200 | - | ns |
| twh(XOUT) | XOUT input "H" width | 90 | - | ns |
| tWL(XOUT) | XOUT input "L" width | 90 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | $\mu \mathrm{S}$ |
| twh(XCIN) | XCIN input "H" width | 7 | - | $\mu \mathrm{s}$ |
| twL(XCIN) | XCIN input "L" width | 7 | - | $\mu \mathrm{S}$ |



Figure 5.12 External Clock Input Timing Diagram when Vcc = 2.2 V

Table $5.28 \quad$ TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 500 | - |  |
| twh(TRAIO) | TRAIO input "H" width | 200 | - |  |
| twL(TRAIO) | TRAIO input "L" width | 200 | - | ns |



Figure 5.13 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.29 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 800 | - | ns |
| tw(CKH) | CLKi input "H" width | 400 | - | ns |
| tw(CKL) | CLKi input "L" width | 400 | - | ns |
| td(C-Q) | TXDi output delay time | - | 200 | ns |
| $\operatorname{th}(\mathrm{C}-\mathrm{Q})$ | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 150 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$i=0,2$


Figure 5.14 Serial Interface Timing Diagram when Vcc $=2.2 \mathrm{~V}$

Table 5.30 External Interrupt $\overline{\operatorname{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, \mathbf{3}) \operatorname{Input}$, Key Input Interrupt $\overline{\mathrm{KII}} \mathbf{( i = 0}$ to $\mathbf{3}$ )

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\text { INTi input "H" width, } \overline{\mathrm{Kli}} \text { input " } \mathrm{H} \text { " width }}$ | $1000{ }^{(1)}$ | - | ns |
| tw(INL) | INTi input "L" width, $\overline{\text { Kli input "L" width }}$ | $1000{ }^{(2)}$ | - | ns |

Notes:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either ( $1 /$ digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input LOW width of either ( $1 /$ digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.15 Input Timing for External Interrupt $\overline{\mathrm{INTi}}$ and Key Input Interrupt $\overline{\mathrm{KII}}$ when Vcc = 2.2 V

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.


| REVISION HISTORY | R8C/32D Group Datasheet |
| :--- | ---: |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :--- |
|  |  | Page | Summary |
| 0.01 | Feb. 26, 2008 | - | First Edition issued |
| 1.00 | Feb. 26, 2010 | All pages <br> 4 <br> 4 | "Preliminary", "Under development" deleted <br> Table 1.3 revised |
|  |  |  |  |
|  |  | "5. Electrical Characteristics" added |  |

All trademarks and registered trademarks are the property of their respective owners.

RenesasTechnology Corp. Sales strategic Planning Div. Nippon Bldg., 2-6-2, Onte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes: warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property warranties or representations with respect to the accuracy or completeness of the information contained
rights or any other rights of Renesas or any third party with respect to the information in this document.
Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples
. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products
7 With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
(1) artificial life support devices or systems
2) surgical implantations
(3) healthcare intervention (e.g., excision, administration of medication, etc.)
(4) any other purposes that pose a direct threat to human life
 damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas

Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

## Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

## Renesas Technology Hong Kong Ltd

7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473

## Renesas Technology Taiwan Co., Ltd

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

## Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

## Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th FI., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

